Sub 1 Q15/3

1. A method comprising:

receiving a machine instruction directing a processor to search a plurality of data elements; and

- executing the mathine instruction by:
- retrieving M data elements in a single fetch
- 6 cycle;
- concurrently comparing the M data elements to a
- 8 corresponding current extreme value; and
- updating a set of references based on the
- 10 comparisons.
- 1 2. The method of claim 1, wherein retrieving the M data
- 2 elements comprises retrieving the M data elements as a
- single data quantity containing the M data elements.
- 1 3. The method of claim 2, wherein the set of references
- comprise pointer registers to store addresses for data
- quantities.
- 1 4. The method of claim 1, wherein M = 1.
- 1 5. The method of claim 1, wherein M = 2.
- 1 6. The method of claim 1, wherein executing the machine 1
- 2 instruction further includes:
- storing the current extreme values in M accumulators;
- 4 and
- copying the M data elements to the accumulators based
- on the comparisons.

- 7. The method of claim 5 wherein concurrently comparing
- the data elements comprises processing a first data element
- with a first execution unit of a pipelined processor and
- 4 processing a second data element with a second execution
- 5 unit of the pipelined processor.
- 1 8. The method of claim 5, wherein concurrently comparing
- the data elements comprises concurrently processing a first
- data element and a second data element within a single
- execution unit of a pipelihed processor.
- 1 9. The method of claim 1, wherein concurrently comparing
- each of the data elements to a current extreme value
- includes determining whether each of the data elements is
- less than the corresponding current extreme value.
- 1 10. The method of claim 1, wherein concurrently comparing
- each of the data elements to a current extreme value
- includes determining whether each of the data elements is
- 4 greater than the corresponding current extreme value.
- 1 11. A method for searching an array of N data elements for
- 2 a value comprising:
- issuing N/M machine instructions to a processor,
- 4 wherein the processor is adapted to process M data elements
- 5 in parallel; and
- analyzing results of the machine instructions to
- 7 identify a value for the array.

2

3

5

6

7

8

9

10

- The method of claim 11, further comprising: 12. 1 executing each machine instruction by:
- retrieving M data elements in a single fetch cycle, 3 concurrently comparing each of the M data elements to 4
- a corresponding current extreme value, and 5
- updating the references based on the comparisons. 6
 - A method comprising:

retrieving the pair of data elements from an array of elements in a single fetch operation, wherein the pair of data elements includes an even data element and an odd data element;

substantially comparing the even element of the pair and the odd element of the pair; and

substantially fetching and comparing the remaining pairs of data elements of the array until all of the data elements of the array have been processed.

- The method of claim 13, wherein substantially 1
- comparing the pair of data elements includes setting an 2
- even minimum value as function of the even element of the 3
- element pair and setting an odd minimum value as function 4
- of the odd element of the element pair. 5
- The method of claim 13, wherein substantially 1
- comparing the pair of data elements includes maintaining a 2
- first accumulator to store a minimum value for the even 3

- 4 elements and a second accumulator to store a minimum value
- 5 for the odd elements.
- 1 16. The method of claim 13, further including maintaining
- a first pointer register to store an address for the
- minimum value of the even data elements and maintaining a
- second pointer register to store an address for the minimum
- 5 value of the odd data elements.
- 1 17. The method of claim 16, further including adjusting at
- least one of the pointer registers after processing all of
- the pairs of data elements to account for a number of
- 4 stages in the pipeline.
- 1 18. The method of claim 13, wherein the method is invoked
- by issuing N/M machine instructions to a programmable
- processor, wherein N equals the number of elements in the
- array and M equals the number of data elements that the
- 5 processor can concurrently compare.
- 1 19. An apparatus comprising:
- a pipeline adapted to process M data elements in
- 3 parallel; and
- a control unit adapted to direct the execution
- 5 pipeline to search an array of N data elements in response
- 6 to N/M machine instructions.
- 1 20. The apparatus of claim 19, wherein in response to the
- 2 machine instructions, the dontrol unit directs the pipeline
- 3 to retrieve M data elements from the array of elements in a

- single fetch operation and concurrently compare the data
- 5 elements to a corresponding current extreme value.
- 1 21. The apparatus of claim 19, wherein the pipeline
- includes M registers adapted to store references to the
- 3 extreme values.
- 1 22. The apparatus of claim 21, wherein the registers are
- 2 pointer registers.
- 1 23. The apparatus of claim 21, wherein the registers are
- 2 general-purpose data registers.
- 1 24. The apparatus of claim 18, wherein the pipeline
- includes M accumulators to store M current extreme values.
- 1 25. The apparatus of claim 18, wherein the pipeline
- includes M general-purpose registers to store M current
- 3 extreme values.
- 1 26. An article comprising a medium having computer-
- 2 executable instructions stored thereon for compiling a
- software program, wherein the computer-executable
- instructions are adapted to generate N/M machine
- instructions to search an array of N data elements, each
- 6 machine instruction causing a programmable processor to:
- 7 retrieve M data elements from an array of N elements
- 8 in a single fetch operation; and
- g sustantially compare each of the M data elements to a
- 10 corresponding current extreme value.

- 1 27. The article of claim 26, wherein each machine
- instruction causes the propessor to update a set of
- 3 references based on the comparisons.
- 1 28. The article of claim 26, wherein each machine
- instruction causes the processor to concurrently process a
- first data element and a second data element within a
- single execution unit of a pipelined processor.
- 1 29. A system comprising:
- a memory device; and
- a processor coupled to the memory device, wherein the
- 4 processor includes a pipeline configured to process M data
- 5 elements in parallel and a control unit configured to
- direct the pipeline to search an array of N data elements
- 7 in response to N/M machine instructions.
- 1 30. The system of claim 29, wherein in response to each
- 2 machine instructions the control unit directs the
- 3 pipeline to retrieve M data elements from the array of
- 4 elements in a single fetch operation and concurrently
- 5 compare the data elements to a corresponding current
- 6 extreme value.

- 1 31. The system of claim 29, wherein the pipeline includes
- 2 M registers configured to store references to the extreme
- 3 values.
- 1 32. The system of claim 31, wherein the registers are
- pointer registers.
- 1 33. The system of claim 31, wherein the registers are
- general-purpose data registers.
- 1 34. The system of claim 29, wherein the memory device
- 2 comprises static random access memory.
- 1 35. The system of claim 29, wherein the memory device
- 2 comprises FLASH memory.